Renesas Electronics /R7FA6M3AH /EPTPC0 /MTCIDL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MTCIDL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MTCIDL

Description

Master Clock ID Registers

Fields

MTCIDL

These bits hold the setting for the lower-order 32 bits of the clock-ID of the master clock.

Links

()